

# Notes on Xilinx EDK 9.1 for Spartan 3E 1500 Development Kit : Basic

© Duy-Ky Nguyen


2007 July 01

## Note :


It is 1500 because it's modified from 500, the only change is FPGA from XC3S500E to XC3S1600E. The reference board 500E-RevD is copied as 1600E-Rev B, FPGA changes from 500 to 1600. That's it. While there's a reference board 1600E-RevA.

## 1. Create New Design


Create **New Project** based on **BSB** (Base System Builder) wizard





## Find a place for the new project




## system.xmp



## Set **Project Peripheral Repository** for Global IP\_core



Select the right board : **Xilinx – Spartan-3E Starter Board – D**



Select soft core processor **MicroBlaze**

The board you selected has the following FPGA device:

Architecture:	Device:	Package:	Speed grade:
spartan3e	XC3S500e	FG320	-4


Use stepping:  
[ ]

Select the processor you would like to use in this design:

Processors

- MicroBlaze
- PowerPC

Not supported by this device




The diagram shows a central MicroBlaze processor block connected to various peripherals. At the top, there are LEDs, DIPs, and a Serial Port. Below these are OPB GPIO, UAKT, and JTAG UAKT blocks. The central MicroBlaze block is connected to an OPB Arbiter and a BRAM Controller. At the bottom, there are Ethernet, 1MB SRAM, and 32KB BRAM blocks. The entire system is connected via an OPB 10/100 E-Net block.

Processor description

The MicroBlaze(TM) 32-bit soft processor is a RISC-based engine with a 32 register by 32 bit LUT RAM-based Register File, with separate instructions for data and memory access. It supports both on-chip BlockRAM and/or external memory. All peripherals are implemented on the FPGA fabric and operate off the on-chip peripheral bus (OPB).

Select operating frequency of **50 MHz, HW debug module. Enable cache setup**. Note that the cache of 8KB from BRAM is set here, but it will be elaborated later for D/I-cache. Sparatn 500E has 20 BRAM of 2KB each. The CPU frequency is chosen 66.67 MHz to support Ethernet 100 BaseT



Select baudrate **115200** and **Interrupt** for for both DCE. NO DTE.

**Base System Builder - Configure IO Interfaces (1 of 3)**

The following external memory and IO devices were found on your board:  
Xilinx Spartan-3E 1600E MicroBlaze Dev Board Revision RevB

Please select the IO devices which you would like to use:

IO devices

RS232\_DCE Data Sheet

Peripheral:

Baudrate (bits per seconds):

Data bits:

Parity:

Use interrupt


RS232\_DTE Data Sheet

LEDs\_8Bit Data Sheet

Peripheral:

Use interrupt

Select Peripheral : OPB EMC, not MCH one, for Flash. The DIP\_Switches\_4Bit is NOT selected as it is included in HW as selection switch.





## Use Ethernet with interrupt.

**Base System Builder - Configure IO Interfaces (3 of 3)**


The following external memory and IO devices were found on your board:  
Xilinx Spartan-3E 1600E MicroBlaze Dev Board Revision RevB

Please select the IO devices which you would like to use:


IO devices

<input type="checkbox"/> SPI_FLASH	Data Sheet
<input checked="" type="checkbox"/> DDR_SDRAM_32Mx16 Peripheral: MCH OPB DDR	Data Sheet Note
<input checked="" type="checkbox"/> Ethernet_MAC Peripheral: OPB ETHERNET DMA Present: <input checked="" type="radio"/> No DMA <input type="radio"/> Simple DMA <input type="radio"/> Scatter gather DMA <input checked="" type="checkbox"/> Use interrupt	Data Sheet Note

Add **Peripheral Timer** required by uCLinux.



Now select size **8KB** for **each of D/I-cache** and source of cache is SDRAM as SW normally is loaded from Flash into RAM by bootloader and runs out of RAM.




Now, BRAM has been used as below


16 KB for start up code (8 BRAM)

8KB + 8KB = 16 KB for D/I-cache (8 BRAM)


Select **DCE**, not DTE, for STD-IN/OUT




Use **default** for memory to hold program of memory test



Use **default**



Click **Generate**



Click **Finish**

**Base System Builder - Finish**

The Base System Builder has successfully generated your embedded system!

Click the Finish button to return to XPS to compile your hardware system and software application.



```
I:\_MY_EDK\FULL_TST\system.mhs
I:\_MY_EDK\FULL_TST\data\system.ucf
I:\_MY_EDK\FULL_TST\etc\fast_runtime.opt
I:\_MY_EDK\FULL_TST\etc\download.cmd
I:\_MY_EDK\FULL_TST\system.mss
I:\_MY_EDK\FULL_TST\TestApp_Memory\src\TestApp_Memory.c
I:\_MY_EDK\FULL_TST\TestApp_Memory\src\TestApp_Memory_LinkScr.ld
I:\_MY_EDK\FULL_TST\TestApp_Peripheral\src\TestApp_Peripheral.c
I:\_MY_EDK\FULL_TST\TestApp_Peripheral\src\xintc_tapp_example.c
I:\_MY_EDK\FULL_TST\TestApp_Peripheral\src\xintc_header.h
```

Save settings file:  
I:\\_MY\_EDK\FULL\_TST\system.bsb


The settings file contains all the user's selections and inputs in the wizard session. It can be loaded in a future wizard session.

More Info   < Back   **Finish**   Cancel

Click **OK**



NOTE : VHDL is recommended even it's possible to use Verilog, but unpredictable behavior, especially for user IP\_core!!!



It creates

System file XMP, HW file MHS, SW file MSS,

./data/system.ucf

(i) ./etc/fast\_runtime.opt for options in creating bitstream and (ii) ./etc/download.cmd for downloading bitstream

## 2. Include an IP core

FPGA has a limited number of clock buffers. A core of input\_buf is used to prevent a clock signal using clock buffer. This job requires 2 steps

The core must be either in global or local **pcores** repository

The core info must be included into **MHS** file with some signal adaptations, eg external signal goes to the input\_buf and then to the system module.

```

BEGIN opb_ethernetlite
  PARAMETER INSTANCE = Ethernet_MAC
  PARAMETER HW_VER = 1.01.b
  PARAMETER C_OPB_CLK_PERIOD_PS = 20000
  PARAMETER C_BASEADDR = 0x40e00000
  PARAMETER C_HIGHADDR = 0x40e0ffff
  BUS_INTERFACE SOPB = mb_opb
  PORT IP2INTC_Irpt = Ethernet_MAC_IP2INTC_Irpt
  # PORT PHY_tx_clk = fpga_0_Ethernet_MAC_PHY_tx_clk
  PORT PHY_tx_clk = fpga_0_Ethernet_MAC_PHY_tx_clk_i buf
  # PORT PHY_rx_clk = fpga_0_Ethernet_MAC_PHY_rx_clk
  PORT PHY_rx_clk = fpga_0_Ethernet_MAC_PHY_rx_clk_i buf
  PORT PHY_crs = fpga_0_Ethernet_MAC_PHY_crs
  PORT PHY_dv = fpga_0_Ethernet_MAC_PHY_dv
  PORT PHY_rx_data = fpga_0_Ethernet_MAC_PHY_rx_data
  PORT PHY_col = fpga_0_Ethernet_MAC_PHY_col
  PORT PHY_rx_er = fpga_0_Ethernet_MAC_PHY_rx_er
  PORT PHY_tx_en = fpga_0_Ethernet_MAC_PHY_tx_en
  PORT PHY_tx_data = fpga_0_Ethernet_MAC_PHY_tx_data
END

# # Add input_buf to use IBUF, instead of IBUFG, for clock
BEGIN input_buf
  PARAMETER INSTANCE = input_buf_0
  PARAMETER HW_VER = 1.00.a
  PARAMETER WIDTH = 1
  PORT I = fpga_0_Ethernet_MAC_PHY_rx_clk
  PORT O = fpga_0_Ethernet_MAC_PHY_rx_clk_i buf
END

```

```

BEGIN input_buf
  PARAMETER INSTANCE = input_buf_1
  PARAMETER HW_VER = 1.00.a
  PARAMETER WIDTH = 1
  PORT I = fpga_0_Ethernet_MAC_PHY_tx_clk
  PORT O = fpga_0_Ethernet_MAC_PHY_tx_clk_ibuf
END

```

### 3. UCF File

UCF file **system.ucf** is also copied from **data** folder to **implementation** one. So all changes must be in **data/system.ucf**

The following constraints must be included into UCF for DDR-SDRAM; otherwise there is failure in memory test

```

## Added for DDR_SDRAM
NET "*/DDR_DQ_I*" IOBDELAY=NONE;
NET "*/DDR_DQ_O*" IOBDELAY=NONE;
NET "*/DDR_DQ_T*" IOBDELAY=NONE;
NET "*/DDR_DQS_I*" IOBDELAY=NONE;
NET "*/DDR_DQS_O*" IOBDELAY=NONE;
NET "*/DDR_DQS_T*" IOBDELAY=NONE;

```

### 4. BitGen.ut

Change JTAGCLK to CCLK in file bitgen.ut under folder etc as CCLK works for both JTAG and standalone. but JTAGCLK does not work in standalone mode.

```


-g CclkPin: PULLUP
-g TclkPin: PULLNONE
-g M1Pin: PULLDOWN
-g DonePin: PULLUP
-g StartupClk: JTAGCLK - CCLK
-g MOPin: PULLUP
-g M2Pin: PULLUP
-g ProgPin: PULLUP
-g TckPin: PULLUP
-g TdiPin: PULLUP
-g TmsPin: PULLUP
-g LCK_cycle: NoWait
-g Security: NONE
#-m
-g Persist: No

```




## 5. Create NetList

### 5.1. GUI - 65 sec



It creates system.make and system\_incl.make, platgen.opt  
./hdl/ for HDL codes like VHDL and V files  
./synthesis/ for scripts like PRJ and SCR files  
./implementation/ for netlist files like EDN file  
SW test files like TestApp\_Memory, TestApp\_Peripheral



NOTE : all output data are saved into **system.log**

## 5.2. Cmd-Line – 54 sec

In console window Go to Design folder to run XPS in NO-WINDOW mode : (1) system first and then (2) create netlist


```
>> xps -nw
%% xload xmp system.xmp
%% run netlist
```

NOTE : The cmd-line way finishes the job sooner, but there's **no data saved into system.log !!!**

NOTE : Use **GUI** for detailed info of the process from **system.log**


## 6. Generate **system.bit** – 358 secs using Make script

It creates **system.bit** after mapping and P&R. with info in **system\_map.mrp** and **system.par**



## 7. Generate **download.bit** – 95 secs using Make script

It compiles startup code and some required driver for BRAM and combines with **system.bit** to create **download.bit** ready going to the target




## 8. Download Bitstream – 95 secs using Make script


## 9. HW Test

The **download.bit** file going to the target is comprised of 2 components (1) HW system.bit (2) SW startup always in BRAM. The TestApp\_Memory will be initialized in BRAM, it's executed right out of reset


**Mark BRAM** for a startup job stored in BRAM




**Update Bitstream** to create **download.bit** by combining HW **system.bit** and SW startup **Initialize BRAM**




### Download bitstream




### Test Result




**Build TestApp\_Peripheral**




### Launch XMD before Debug



### Launch Debugger



### Select TestApp\_Peripheral




**CRASH** !?!? It works only for simple design

So, we have to run **XMD in command mode**


```
??> xmd
XMD% connect mb mdm
XMD% exit
??>
```

Now we **launch debugger from GUI XPS** and **select TestApp\_Peripheral**, This time, it works



```
TestApp_Peripheral.c - Source Window
File Run View Control Preferences Help
TestApp_Peripheral.c main SOURCE
68 microblaze_init_icache_range(0, XPAR_MICROBLAZE_0_CACHE_BYTE_SIZ
69 microblaze_enable_icache();
70 #endif
71
72 #if XPAR_MICROBLAZE_0_USE_DCACHE
73 microblaze_init_dcach
74 microblaze_enable_dcach
75 #endif
76
77 static XGpio Buttons_4Bit_Gpio;
78 static XEmaclite Ethernet_MAC_Emaclite;
79 static XTmrCtr opb_timer_1_Timer;
80 print("-- Entering main() --\r\n");
81
82
83 {
84     XStatus status;
85
86     print("\r\n Running IntcSelfTestExample() for opb_intc_0...\r\n
87
88     status = IntcSelfTestExample(XPAR_OPB_INTC_0_DEVICE_ID);
89
90     if (status == 0) {
91         print("IntcSelfTestExample PASSED\r\n");
92
Program not running. Click on run icon to start. 0x44000150 68
```

Click **Run**, to have



Click **Continue**, to have HW test pass successfully

```
Procomm Plus Terminal
File Edit View Options Data Tools Window Help
Data STARTUP
-- Exiting main() --
-- Entering main() --

Running IntcSelfTestExample() for opb_intc_0...
IntcSelfTestExample PASSED
Intc Interrupt Setup PASSED

Running UartLiteSelfTestExample() for debug_module...
UartLiteSelfTestExample PASSED

Running UartLiteSelfTestExample() for RS232_DCE...
UartLiteSelfTestExample PASSED

Running GpioOutputExample() for LEDs_8Bit...
GpioOutputExample PASSED.

Running GpioInputExample() for DIP_Switches_4Bit...
GpioInputExample PASSED. Read data:0x0

Running GpioInputExample() for Buttons_4Bit...
GpioInputExample PASSED. Read data:0x0
Press button to Generate Interrupt
No button pressed.

Running EMACLiteSelfTestExample() for Ethernet_MAC...
EMACLiteSelfTestExample PASSED

Running Interrupt Test for Ethernet_MAC...
EmaLite Interrupt Test PASSED

Running TmrCtrSelfTestExample() for opb_timer_1...
TmrCtrSelfTestExample PASSED


Running Interrupt Test for opb_timer_1...
Timer Interrupt Test PASSED
-- Exiting main() --
```

## 10. Standalone Flash-Based System


We will load TestApp\_Peripheral into flash and have a simple bootloader RawBoot to load it into RAM and run out of RAM, after power up.

Add a SW project RawBoot as BootLoader. By default, TestApp\_Memory is initialized in BRAM, so uncheck it, then initialize RawBoot in BRAM, ie all others but RawBoot has **red mark**..


Add SW project RawBoot



Add source



Mark BRAM



Change FLASHBASE\_ADDR to 0x4306000 in the file **RawBoot/src/flash\_bootloader\_mod.c**  
`#define FLASH_BASE_ADDR 0x4306000`


This is absolute address is where TestApp\_peripheral starts in flash

Build the project TestApp\_Peripheral to get ELF file and manually convert into binary format using the command below

```
mb-obj copy -O bin executable.elf TestApp_Peripheral.bin
```




Create **download.bit** = system.bit + RawBoot



Convert download.bit to binary image for BPI-Up config mode

```
promgen -w -u bin -d 0 download.bit -o downloadup
```




We will download bitstream into FPGA to employ MicroBlaze in programming the flash

Restore TestApp\_Memory to initialize in BRAM

Uncheck RawBoot.

Update bitstream






Image	Flash Offset	
Download_up.bin	0x0	
TestApp_Peripheral.bin	0x60000	

## 11. Summary

### 11.1. HW Platform Config

Below is a procedure to create HW platform to support PetaLinux where defaults are implied

#### Basic

- User repository for HW IP, like in\_buf, and SW OS, like petalinux
- Spartan 3E 500 - D
- Cache Enable with 8 KB
- DCE/DTE : 115200, interrupt for both
- Flash : OPB EMC, not MCH
- EthernetLite with interrupt
- Peripheral Timer with interrupt
- 8 KB D/I-cache for DDR-SDRAM

#### Bug Fix

Modify MHS to use input\_buf to prevent ethernet clk from using global buffers

Add DDR\_SDRAM constraints to UCF

Connect to System

- IP Calatlog - Project Local pcores : Double click on USER\_IP to add to System
- Connect to system
- sys\_clk
- Set address

### 11.2. Download to Target

- Change JTAGCLK to CCLK in the file etc/bitgen.ut
- Generate Bitstream : system.bit for FPGA only
- Update Bitstream : download.bit comprised of system.bit and startup code TestApp\_Mem BRAM
- Download bitstream : config FPGA and have microblaze to test memory
- Launch Debug and run TestApp\_Peripheral

### 11.3. Programming Flash

- RawBoot initialized in BRAM. RawBot must have FLASH\_BASE\_ADDR = 0x43060000 for TestApp\_Peripheral.bin
- Update Bitstream
- Convert download.bit to download\_up.bin
- Re-initialize TestApp\_Mem into BRAM. RawBoot must NOT in BRAM
- Update bitstream to get new download.bin
- Download bitstream to get MB ready
- Program download\_up.bin
- Build TestApp\_Peripheral to get execute.elf and convert it into binary file
- Load into flash offset 0x60000

## 12. Command Line Script

Create Netlist – Bits – Clean : **\_myedk.sh** with choice therein  
`make -f system.make netlist | tee -a system.log`

Download : **\_DnLd\_Bit.bat**  
`impact -batch etc/download.cmd`

This download.bit has TestMemory marked in BRAM.

Flashing : **\_mk\_bpi\_dn.bat, \_do\_Flash.bat, flashwriter.tcl etc/flashwriter**

The **Raw\_Boot** is marked BRAM as boot loader. **Update** bitstream is used to create a flash version of download.bit which will be converted into flash image of BPI\_Down mode using **\_mk\_bpi\_dn.bat**, ie it resides in bottom of the flash where the first byte of the image is the last location of the flash. Therefore, the starting address in the flash is calculated from the file size which is a constant for a specific FPGA part, eg XC3S1600E is 746,212 bytes always.

A RAM download.bit must be downloaded to bring up MB using **\_DnLdBit.bat**, then **\_doFlash.bat** is employed for flashing. All flashing parameters are in the TCL script **flash\_params.tcl** , like file name, programming address, ...