

# Notes on Xilinx EDK 9.1 for Spartan 3E 1500 Development Kit : Basic

© Duy-Ky Nguyen


2007 July 01

## Note :


It is 1500 because it's modified from 500, the only change is FPGA from XC3S500E to XC3S1600E. The reference board 500E-RevD is copied as 1600E-Rev B, FPGA changes from 500 to 1600. That's it. While there's a refenece board 1600E-RevA.

## 1. Create New Design


Create **New Project** based on **BSB** (Base System Builder) wizard





Find a place for the new project




**system.xmp**



## Set Project Peripheral Repository for Global IP\_core



Select the right board : **Xilinx – Spartan-3E Starter Board – D**



Select soft core processor **MicroBlaze**

**Base System Builder - Select Processor**

The board you selected has the following FPGA device:


Architecture: spartan3e Device: XC3S500e Package: FG320 Speed grade: -4

Use stepping

Select the processor you would like to use in this design:

Processors

MicroBlaze  
 PowerPC  
Not supported by this device




The diagram illustrates the XC3S500e FPGA device structure. At the center is the MicroBlaze soft processor. It is connected to several peripheral components via the On-Chip Peripheral Bus (OPB): a Serial Port, LED/DIPE, OPB GPIO, UART, JTAG UART, OPB Arbiter, OPB 30/100E-Net, MBMC, Ethernet, and 1MB SRAM. Additionally, there are two 32KB BRAM blocks and a BRAM Ctrl component.


Processor description:

The MicroBlaze(TM) 32-bit soft processor is a RISC-based engine with a 32 register by 32 bit LUT RAM-based Register File, with separate instructions for data and memory access. It supports both on-chip BlockRAM and/or external memory. All peripherals are implemented on the FPGA fabric and operate off the on-chip peripheral bus (OPB).


Select operating frequency of **50 MHz**, **HW debug module**. **Enable cache setup**. Note that the cache of 8KB from BRAM is set here, but it will be elaborated later for D/I-cache. Sparan 500E has 20 BRAM of 2KB each. The CPU frequency is chosen 66.67 MHz to support Ethernet 100 BaseT




Select baudrate **115200** and **Interrupt** for both DCE. NO DTE.




Select Peripheral : OPB EMC, not MCH one, for Flash. The DIP\_Switches\_4Bit is NOT selected as it is included in HW as selection switch.




Use **Ethernet** with **interrupt**.



Add **Peripheral Timer** required by uCLinux.



Now select size **8KB** for **each of D/I-cache** and source of cache is SDRAM as SW normally is loaded from Flash into RAM by bootloader and runs out of RAM.




Now, BRAM has been used as below


16 KB for start up code (8 BRAM)

$8\text{KB} + 8\text{KB} = 16\text{ KB}$  for D/I-cache (8 BRAM)


Select **DCE**, not DTE, for STD-IN/OUT



Use **default** for memory to hold program of memory test



Use **default**



Click **Generate**

Below is a summary of the system you have created. Please review the information below. If it is correct, hit <Generate> to enter the information into the XPS data base and generate the system files. Otherwise return to the previous page to make corrections.

Processor: Microblaze  
System clock frequency: 50.000000 MHz  
Debug interface: On-Chip HW Debug Module  
On Chip Memory : 16 KB  
Total Off Chip Memory : 80 MB  
- FLASH\_16Mx8 = 16 MB  
- DDR\_SDRAM\_32Mx16 = 64 MR


The address maps below have been automatically assigned. You can modify them using the editing features of XPS.

OPB Bus : OPB_V20 Inst. name: mb_opb Attached Components:			
Core Name	Instance Name	Base Addr	High Addr
opb_mdm	debug_module	0x41400000	0x4140FFFF
opb_uartlite	RS232_DCE	0x40600000	0x4060FFFF
opb_uartlite	RS232_DTE	0x40620000	0x4062FFFF
opb_gpio	LEDs_8Bit	0x40000000	0x4000FFFF
opb_gpio	DIP_Switches_4Bit	0x40020000	0x4002FFFF
opb_gpio	Buttons_4Bit	0x40040000	0x4004FFFF
mch_opb_emc	FLASH_16Mx8	0x43000000	0x43FFFFFF
mch_opb_ddr	DDR_SDRAM_32Mx1	0x44000000	0x47FFFFFF
opb_ethernetlite	Ethernet_MAC	0x40E00000	0x40E0FFFF
opb_timer	opb_timer_1	0x41C00000	0x41C0FFFF
opb_intc	opb_intc_0	0x41200000	0x4120FFFF



LMB Bus : LMB_V10 Inst. name: ilmb Attached Components:			
Core Name	Instance Name	Base Addr	High Addr
lmb_bram_if_cntlr	ilmb_cntlr	0x00000000	0x00003FFF

LMB Bus : LMB_V10 Inst. name: dlmb Attached Components:			
Core Name	Instance Name	Base Addr	High Addr
lmb_bram_if_cntlr	dlmb_cntlr	0x00000000	0x00003FFF


Click **Finish**



Click OK



NOTE : VHDL is recommended even it's possible to use Verilog, but unpredictable behavior, especially for user IP\_core!!!



It creates

System file XMP, HW file MHS, SW file MSS,

./data/system.ucf

(i) .etc/fast\_runtime.opt for options in creating bitstream and (ii) ./etc/ download.cmd for downloading bitstream

## 2. Include an IP core

FPGA has a limited number of clock buffers. A core of input\_buf is used to prevent a clock signak using clock buffer. This job requires 2 steps

The core must be either in global or local **pcores** repository

The core info must be included into **MHS** file with some signal adaptions, eg external signal goes to the input\_buf and then to the system module.

```

BEGIN opb_ethernet i te
PARAMETER INSTANCE = Ethernet_MAC
PARAMETER HW_VER = 1.01.b
PARAMETER C_OPB_CLK_PERIOD_PS = 20000
PARAMETER C_BASEADDR = 0x40e00000
PARAMETER C_HI_GHADDR = 0x40e0ffff
BUS_INTERFACE SOPB = mb_opb
PORT I P2I_NTC_I_rpt = Ethernet_MAC_I_P2I_NTC_I_rpt
# PORT PHY_tx_clk = fpga_0_Ethernet_MAC_PHY_tx_clk
PORT PHY_tx_clk = fpga_0_Ethernet_MAC_PHY_tx_clk_i buf
# PORT PHY_rx_clk = fpga_0_Ethernet_MAC_PHY_rx_clk
PORT PHY_rx_clk = fpga_0_Ethernet_MAC_PHY_rx_clk_i buf
PORT PHY_crs = fpga_0_Ethernet_MAC_PHY_crs
PORT PHY_dv = fpga_0_Ethernet_MAC_PHY_dv
PORT PHY_rx_data = fpga_0_Ethernet_MAC_PHY_rx_data
PORT PHY_col = fpga_0_Ethernet_MAC_PHY_col
PORT PHY_rx_er = fpga_0_Ethernet_MAC_PHY_rx_er
PORT PHY_tx_en = fpga_0_Ethernet_MAC_PHY_tx_en
PORT PHY_tx_data = fpga_0_Ethernet_MAC_PHY_tx_data
END

# # Add input_buf to use IBUF, instead of IBUFG, for clock
BEGIN input_buf
PARAMETER INSTANCE = input_buf_0
PARAMETER HW_VER = 1.00.a
PARAMETER DWIDTH = 1
PORT I = fpga_0_Ethernet_MAC_PHY_rx_clk
PORT O = fpga_0_Ethernet_MAC_PHY_rx_clk_i buf
END

```

```

BEGIN i nput_buf
PARAMETER INSTANCE = i nput_buf_1
PARAMETER HW_VER = 1.00.a
PARAMETER DWI_DTH = 1
PORT I = fpga_0_Ethernet_MAC_PHY_tx_ck
PORT O = fpga_0_Ethernet_MAC_PHY_tx_ck_i buf
END

```

### 3. UCF File

UCF file **system.ucf** is also copied from **data** folder to **implementation** one. So all changes must be in **data/system.ucf**

The following constraints must be included into UCF for DDR-SDRAM; otherwise therer is failure in memory test

```

## Added for DDR_SDRAM
NET "*/DDR_DQ_I*" IOBDELAY=None;
NET "*/DDR_DQ_O*" IOBDELAY=None;
NET "*/DDR_DQ_T*" IOBDELAY=None;
NET "*/DDR_DQS_I*" IOBDELAY=None;
NET "*/DDR_DQS_O*" IOBDELAY=None;
NET "*/DDR_DQS_T*" IOBDELAY=None;

```

### 4. BitGen.ut

Change JTAGCLK to CCLK in file bitge.ut under folder etc as CCLK works for both JTAG and standalone. but JTAGCLK does not work in standalone mode.


```

-g Ccl_kPi n: PULLUP
-g TdoPi n: PULLNONE
-g M1Pi n: PULLDOWN
-g DonePi n: PULLUP
-g StartUpClk: JTAGCLK - CCLK
-g M0Pi n: PULLUP
-g M2Pi n: PULLUP
-g ProgPi n: PULLUP
-g TckPi n: PULLUP
-g Tdi_Pi n: PULLUP
-g TmsPi n: PULLUP
-g LCK_cycl e: NoWait
-g Securi ty: NONE
#-m
-g Persi st: No


```

## 5. Create NetList

### 5.1. GUI - 65 sec



It creates system.make and system\_incl.make, platgen.opt  
.hdl/ for HDL codes like VHDL and V files  
.synthesis/ for scripts like PRJ and SCR files  
.implementation/ for netlist files like EDN file  
SW test files like TestApp\_Memory, TestApp\_Peripheral



NOTE : all output data are saved into **system.log**

## 5.2. Cmd-Line – 54 sec

In console window Go to Design folder to run XPS in NO-WINDOW mode : (1) system first and then (2) create netlist


```
>> xps -nw  
%% xload xmp system.xmp  
%% run netlist
```

NOTE : The cmd-line way finishes the job sooner, but there's **no data saved into system.log !!!**

NOTE : Use **GUI** for detailed info of the process from **system.log**

## 6. Generate **system.bit** – 358 secs using Make script

It creates **system.bit** after mapping and P&R. with info in **system\_map.mrp** and **system.par**



## 7. Generate **download.bit** – 95 secs using Make script

It compiles startup code and some required driver for BRAM and combines with **system.bit** to create **download.bit** ready going to the target




## 8. Download Bitstream – 95 secs using Make script

## 9. HW Test

The **download.bit** file going to the target is comprised of 2 components (1) HW system.bit (2) SW startup always in BRAM. The TestApp\_Memory will be initialized in BRAM, it's executed right out of reset


### Mark BRAM for a startup job stored in BRAM



### Update Bitstream to create **download.bit** by combining HW **system.bit** and SW startup **Initialize BRAM**



### Download bitstream




### Test Result

```
Procomm Plus Terminal
File Edit View Options Data Tools Window Help
Data STARTUP
-- Entering main()
Starting MemoryTest for DDR_SDRAM_32Mx16:
  Running 32-bit test...PASSED!
  Running 16-bit test...PASSED!
  Running 8-bit test...PASSED!
-- Exiting main() --
```

A screenshot of the Procomm Plus Terminal window. The title bar says 'Procomm Plus Terminal'. The menu bar includes File, Edit, View, Options, Data, Tools, Window, and Help. The main window shows the text output of a memory test:

```
-- Entering main()
Starting MemoryTest for DDR_SDRAM_32Mx16:
  Running 32-bit test...PASSED!
  Running 16-bit test...PASSED!
  Running 8-bit test...PASSED!
-- Exiting main() --
```

### Build TestApp\_Peripheral




### Launch XMD before Debug



### Launch Debugger



### Select TestApp\_Peripheral



**CRASH !?!** It works only for simple design

So, we have to run **XMD in command mode**

```
?> xmd
XMD% connect mb mdm
XMD% exit
?>
```


Now we **launch debugger from GUI XPS** and **select TestApp\_Peripheral**, This time, it works

The screenshot shows the XPS Source Window interface. The title bar reads "TestApp\_Peripheral.c - Source Window". The menu bar includes File, Run, View, Control, Preferences, and Help. The toolbar contains various icons for file operations like Open, Save, Find, and Print. The main window displays the source code for "TestApp\_Peripheral.c". The code is as follows:

```
68     microblaze_init_icache_range(0, XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE);
69     microblaze_enable_icache();
70 #endif
71 #
72 #if XPAR_MICROBLAZE_0_USE_DCACHE
73     microblaze_init_dcache_range(0, XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE);
74     microblaze_enable_dcache();
75 #endif
76 #
77 static XGpio Buttons_4Bit_Gpio;
78 static XEmacLite Ethernet_MAC_EmacLite;
79 static XTmrCtr opb_timer_1_Timer;
80 print("-- Entering main() --\r\n");
81
82 {
83     XStatus status;
84
85     print("\r\n Running IntcSelfTestExample() for opb_intc_0...\r\n");
86     status = IntcSelfTestExample(XPAR_OPB_INTC_0_DEVICE_ID);
87
88     if (status == 0) {
89         print("IntcSelfTestExample PASSED\r\n");
90     }
91 }
```

At the bottom of the window, a status bar says "Program not running. Click on run icon to start." To the right of the status bar are memory addresses: 0x44000150 and 68.

Click **Run**, to have



```
TestApp_Peripheral.c - Source Window
File Run View Control Preferences Help
Run Continue (C) Find: SOURCE
TestApp_Peripheral.c main
56
57 //=====
58
59 int main (void) {
60
61     static XIntc intc;
62
63     /*
64      * Enable and initialize cache
65      */
66
67     #if XPAR_MICROBLAZE_0_USE_ICACHE
68         microblaze_init_icache_range(0, XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE);
69         microblaze_enable_icache();
70     #endif
71
72     #if XPAR_MICROBLAZE_0_USE_DCACHE
73         microblaze_init_dcache_range(0, XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE);
74         microblaze_enable_dcache();
75     #endif
76
77     static XGpio Buttons_4Bit_Gpio;
78     static XEmacLite Ethernet_MAC_EmacLite;
79     static XTmrCtr opb_timer_1_Timer;
```

Program stopped at line 68 0x44000150 68

Click **Continue**, to have HW test pass successfully

**Procomm Plus Terminal**

File Edit View Options Data Tools Window Help

Data STARTUP MODE

```
-- Exiting main() --
-- Entering main() --

Running IntcSelfTestExample() for opb_intc_0...
IntcSelfTestExample PASSED
Intc Interrupt Setup PASSED

Running UartLiteSelfTestExample() for debug_module...
UartLiteSelfTestExample PASSED

Running UartLiteSelfTestExample() for RS232_DCE...
UartLiteSelfTestExample PASSED

Running GpioOutputExample() for LEDs_8Bit...
GpioOutputExample PASSED.

Running GpioInputExample() for DIP_Switches_4Bit...
GpioInputExample PASSED. Read data:0x0

Running GpioInputExample() for Buttons_4Bit...
GpioInputExample PASSED. Read data:0x0
  Press button to Generate Interrupt
No button pressed.

Running EMACLiteSelfTestExample() for Ethernet_MAC...
EMACLiteSelfTestExample PASSED

  Running Interrupt Test for Ethernet_MAC...
  EmacLite Interrupt Test PASSED

  Running TmrCtrSelfTestExample() for opb_timer_1...
  TmrCtrSelfTestExample PASSED


  Running Interrupt Test for opb_timer_1...
  Timer Interrupt Test PASSED
-- Exiting main() --
```

## 10. Standalone Flash-Based System


We will load TestApp\_Peripheral into flash and have a simple bootloader RawBoot to load it into RAM and run out of RAM, after power up.

Add a SW project RawBoot as BootLoader. By default, TestApp\_Memory is initialized in BRAM, so uncheck it, then initialize RawBoot in BRAM, ie all others but RawBoot has **red mark**.

Add SW project RawBoot



Add source




Change FLASHBASE\_ADDR to 0x4306000 in the file **RawBoot/src/flash\_bootloader\_mod.c**  
#define FLASH\_BASE\_ADDR 0x43060000

This is absolute address is where TestApp\_peripheral starts in flash

Build the project TestApp\_Peripheral to get ELF file and manually convert into binary format using the command below

```
mb-obj copy -O bin executeable.elf TestApp_Peripheral.bin
```

Create **download.bit** = system.bit + RawBoot



Convert download.bit to binary image for BPI-Up config mode

```
promgen -w -u bin -d 0 download.bit -o downloadup
```




We will download bitstream into FPGA to employ MicroBlaze in programming the flash

Restore TestApp\_Memory to initialize in BRAM

Uncheck RawBoot.

Update bitstream






Image	Flash Offset
Download_up.bin	0x0
TestApp_Peripheral.bin	0x60000

## **11. Summary**

### **11.1. HW Platform Config**

Below is a procedure to create HW platform to support PetaLinux where defaults are implied

#### **Basic**

- User repository for HW IP, like in\_buf, and SW OS, like petalinux
- Spartan 3E 500 - D
- Cache Enable with 8 KB
- DCE/DTE : 115200, interrupt for both
- Flash : OPB EMC, not MCH
- EthernetLite with interrupt
- Peripheral Timer with interrupt
- 8 KB D/I-cache for DDR-SDRAM

#### **Bug Fix**

Modify MHS to use input\_buf to prevent ethernet clk from using global buffers

Add DDR\_SDRAM constraints to UCF

Connect to System

- IP Catalog - Project Local cores : Double click on USER\_IP to add to System
- Connect to system
- sys\_clk
- Set address

### **11.2. Download to Target**

- Change JTAGCLK to CCLK in the file etc/bitgen.ut
- Generate Bitstream : system.bit for FPGA only
- Update Bitstream : download.bit comprised of system.bit and startup code TestApp\_Mem BRAM
- Download bitstream : config FPGA and have microblaze to test memory
- Launch Debug and run TestApp\_Peripheral

### **11.3. Programming Flash**

- RawBoot initialized in BRAM. RawBoot must have FLASH\_BASE\_ADDR = 0x43060000 for TestApp\_Peripheral.bin
- Update Bitstream
- Convert download.bit to download\_up.bin
- Re-initialize TestApp\_Mem into BRAM. RawBoot must NOT in BRAM
- Update bitstream to get new download.bin
- Download bitstream to get MB ready
- Program download\_up.bin
- Build TestApp\_Peripheral to get execute.elf and convert it into binary file
- Load into flash offset 0x60000

## 12. Command Line Script

Create Netlist – Bits – Clean : **\_myedk.sh** with choice therein  
`make -f system.make netlist | tee -a system.log`

Download : **\_DnLd\_Bit.bat**  
`impact -batch etc/download.cmd`

This download.bit has TestMemory marked in BRAM.

Flashing : **\_mk\_bpi\_dn.bat, \_do\_Flash.bat, flashwriter.tcl etc/flashwriter**

The **Raw\_Boot** is marked BRAM as boot loader. **Update** bitstream is used to create a flash version of download.bit which will be converted into flash image of BPI\_Down mode using **\_mk\_bpi\_dn.bat**, ie it resides in bottom of the flash where the first byte of the image is the last location of the flash. Therefore, the starting address in the flash is calculated from the file size which is a constant for a specific FPGA part, eg XC3S1600E is 746,212 bytes always.

A RAM download.bit must be downloaded to bring up MB using **\_DnLdBit.bat**, then **\_doFlash.bat** is employed for flashing. All flashing parameters are in the TCL script **flash\_params.tcl** , like file name, programming address, ...