My Work Projects




../IMG/symm.jpg


Columbia

This is my very First project at Symmetricom

 DesignCircuit

DesignFPGA

Bringup Ptototype programming product binary



../PDF/Tahiti.pdf

It is the Grand Mater PTP Clock upon which Symmetricom proud of as pioneer in new PTP Technology(Precise Time Protocol at nano sec) vs NTP(

Network Time Protocol at milli sec

)

Both HW & SW Design with product arch for easy
development/ maitenance

HW Circuit Design

FPGA Design with PTP frame detector in generating PPS(Pulse Per Second) for Oscillator discipline

SW x86 Embedded Linuxusing Kontron Single Board Computer


Kernel config

Minimal Root File System with only BusyBox  Bash and telnet

Bring up prototype

Bring up embedded Linux over network

using TFTPD to load kernel +driver

over Network using NFS-kernel-server to test Root File System on Linux work station





FTM.pdf

Design circuit with new Opto Coupler with fraction price of obsolete one very hard to find and pricy for better profit




Treadstone_HW_1.pdf

Life span of x86 is only 5 years sothe above Tahiti was require to use Power PC MPC 8272 for longer span

HW Design circuit and FPGA

SW embedded Linux for Power PCusing FreeScale MPC8272

I was solely responsible for

  1. uboot for bootloader

  2.  config Kernel for correct modules for HW btarget; compile kernel &modules

  3. Minimal Root File System with only BusyBox  Bash and telnet

  4. Bring up prototype with embedded PPC Linux

  5. Bring up embedded Linux over network using TFTPD to load and testkernel + modules

  6. over Network using NFS-kernel-server to test Root File System on a Linux machine

  7. The target has a FPGA of time engine developped in Verilog by myself, it is a dedicated CPU so I had to use a Centros Linux worstation for my development of a Linux driver for the FPGA








../IMG/nlc.jpg


ES24D1B_Board.pdf

Circuit design

FPGA Design to detect start of digital phone frame  to store phone data into RAM for PowerPC to process for Synchronous Digital Telephony with 12 of 12-pckt digital phone lines so 144 phone connections

Embedded Bare Metal SW Development for Motorolla 68331 on ES24B1

Bring Up Prototype

Production Test and Product Motorolla S-Record  programming for Production Dept

S3D1_Board.pdf

Circuit design

FPGA Design with SONET  for ASynchronous Digital Comm for Voice over IP

Embedded SW Development using for Motorola  69331 

Bring Up Prototype

Production Test and Product Motorolla S-Record  programming for Production Dept




.